AUTOMATIC MAPPING PROGRAMS ONTO A PROCESSOR WITH AN FPGA ACCELERATOR

Abstract

A problem of automatic high level program mapping onto a CPU with an FPGA accelerator is
considered in this work. For such a mapping an HDL code generator from a parallelizing system’s
internal representation is being developed and used.